CONNECT WITH US

Tenstorrent fuels Japan's RISC-V chip design pipeline through US training program

Mavis Tsai, Taipei; Levi Li, DIGITIMES Asia 0

Credit: DIGITIMES

Japan's Leading-edge Semiconductor Technology Center (LSTC) has forged a strategic partnership with Canadian chip designer Tenstorrent to train up to 200 Japanese engineers in the US over the next five years. These engineers will participate directly...

The article requires paid subscription. Subscribe Now