CONNECT WITH US

Cadence announces IP portfolio for TSMC 10nm FinFET process

Jessie Shen, DIGITIMES, Taipei 0

Cadence Design Systems has announced an intellectual property (IP) portfolio for TSMC's 10nm FinFET (N10) process. Cadence has already secured multiple design wins with this portfolio and is actively engaged with customers as adoption of TSMC's leading-edge...

The article requires paid subscription. Subscribe Now