Major IC packaging and testing players are actively developing an advanced fan-out panel level packaging (FOPLP) technology that can package chips on panels larger than 8-inch or 12-inch wafers to reduce the packaging cost, and the move in turn is inspiring...
The article requires paid subscription. Subscribe Now
